

.REV_

IDENTIFICATION

PRODUCT CODE: AC-E929B-MC
PRODUCT NAME: CXKWD80 KW11-K MODULE
PRODUCT DATE: SEPTEMBER 1978
MAINTAINER: DEC/X11 SUPPORT GROUP

THE INFORMATION IN THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT CORPORATION. DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR ANY ERRORS THAT MAY APPEAR IN THIS MANUAL.

THE SOFTWARE DESCRIBED IN THIS DOCUMENT IS FURNISHED TO THE PURCHASER UNDER A LICENSE FOR USE ON A SINGLE COMPUTER SYSTEM AND CAN BE COPIED (WITH INCLUSION OF DIGITALS COPYRIGHT NOTICE) ONLY FOR USE IN SUCH SYSTEM, EXCEPT AS MAY OTHERWISE BE PROVIDED IN WRITING BY DIGITAL.

DIGITAL EQUIPMENT CORPORATION ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS SOFTWARE ON EQUIPMENT THAT IS NOT SUPPLIED BY DIGITAL.

COPYRIGHT (C) 1976, 1978 DIGITAL EQUIPMENT CORPORATION

1.0 ABSTRACT

THE KWD IS AN IOMOD THAT EXERCISES THE KW11K DUAL REAL TIME CLOCK ON START IT EXERCISES THE CSRS AND PRESET BUFFERS OF BOTH CLOCKS. ON RESET AND AFTER ENDPASS IT EXERCISES EACH CLOCK SEPARATELY AND TOGETHER AT EACH OF THEIR BASIC RATES.

2.0 REQUIREMENTS

HARDWARE: ONE KW11-K

STORAGE:: KWD REQUIRES:

1. DECIMAL WORDS: 838
2. OCTAL WORDS: 1506
3. OCTAL BYTES: 3214

3.0 PASS DEFINITION

ONE PASS OF THE KWD MODULE CONSISTS OF GENERATING INTERRUPTS FOR ONE SECOND AT EACH CLOCKS RATES, TOGETHER AND SEPARATE, UNTIL 60 SECONDS HAVE ELAPSED.

4.0 EXECUTION TIME

ONE PASS OF THE KWD MODULE RUNNING ALONE TAKES APPROXIMATELY ONE MINUTE.

5.0 CONFIGURATION REQUIREMENTS

DEFAULT PARAMETERS:

DEVADR: 170404, VECTOR 344, BR1: 6

DEVcnt: 1, SRI: 0

REQUIRED PARAMETERS:

NONE

6.0 DEVICE/OUTPUT SET-UP:

GROUND SCHMITT TRIGGER INPUTS #1,2,3

7.0 MODULE OPERATION

TEST SEQUENCE:

1. (START) BIT EXERCISE CSR,PRESET REGISTER OF CLOCK A.
2. BIT EXERCISE CSR,PRESET REGISTER OF CLOCK B.

(RESTART) COUNT TESTS USING INTERRUPTS COUNT INTERRUPTS WILL OCCUR IN ONE SECOND AND ADVANCE THE TEST TO THE NEXT RATE.

AFTER A RATE HAS BEEN SELECTED, A CHECK IS MADE TO SEE IF THE OPERATOR HAS INHIBITED THAT RATE FROM TEST. IF NOT, CONTROL IS TRANSFERRED TO THE PARTICULAR RATE ROUTINE (LISTED BELOW). EACH RATE ROUTINE MUST PRELOAD THE BUFFER REGISTER OF CLOCKS A AND B TO THE COUNT THAT WILL CAUSE IT TO INTERRUPT IN ONE SECOND. AFTER THE BUFFER IS LOADED, THE INTERRUPT IN ONE SECOND. AFTER THE BUFFER IS LOADED, THE CSR IS LOADED WITH THE PROPER BITS THAT SELECT THE RATE.

CLOCK B INTERRUPTS ALMOST IMMEDIATELY SINCE ITS BUFFER REGISTER IS ONLY 8 BITS LONG AND CAN NOT HOLD A LARGE PRESET NUMBER. WHEN CLOCK A INTERRUPTS IT CHECKS TO SEE IF CLOCK B HAS INTERRUPTED IF NOT, IT REPORTS AN ERROR.

- A. COUNT TEST
CLOCK A RATE 1MHZ
CLOCK B RATE 1 MHZ
- B. CLOCK A RATE: 100KHZ
CLOCK B RATE: 100KHZ
- C. CLOCK A RATE: 10KHZ
CLOCK B RATE: 10KHZ
- D. CLOCK A RATE: 1KHZ
CLOCK B RATE: 1KHZ
- E. CLOCK A RATE: 100HZ
CLOCK B RATE: 100HZ
- F. CLOCK A RATE: LINE FREQ.
CLOCK B RATE: LINE FREQ.
- G. CLOCK A RATE: PSEUDO RANDOM (1 OF 3 RATES)
CLOCK B RATE: PSEUDO RANDOM (1 OF 3 RATES)
- H. CLOCK A RATE: OVERFLOW CLOCK B

KWDB DEC/X11 SYSTEM EXERCISER MODULE
XKWDB0.P11 12-OCT-78 12:06

MACY11 30A(1052) 12-OCT-78 16:46 PAGE 5

CLOCK B RATE: 1MHZ

SEQ 0004

8.0 OPERATION OPTIONS

VALID SRI VALUES

SRI BIT	ENABLE/DISABLE	FUNCTION
0	0	ENABLE TESTING 1MHZ
	1	DISABLE TESTING 1MHZ
1	0	ENABLE TESTING 100KHZ
	1	DISABLE TESTING 100KHZ
2	0	ENABLE TESTING 10KHZ
	1	DISABLE TESTING 10KHZ
3	0	ENABLE TESTING 1KHZ
	1	DISABLE TESTING 1KHZ
4	0	ENABLE TESTING 100HZ
	1	DISABLE TESTING 100HZ
5	0	*ENABLE TESTING RANDOM
	1	*DISABLE TESTING RANDOM
6	0	ENABLE TESTING LINE FREQ
	1	DISABLE TESTING LINE FREQ
7	0	*ENABLE TESTING OVERFLOW B
	1	*DISABLE TESTING OVERFLOW B

*NOTE: IF RANDOM RATE OR OVERFLOW B RATE IS SELECTED, THEN AN SRI BIT DISABLING A PARTICULAR RATE WILL BE IGNORED.

9.0 NON-STANDARD PRINTOUTS:

ALL PRINTOUTS HAVE THE STANDARD FORMATS DESCRIBED IN THE DEC/X11 DOCUMENT.

```

197 000000-
198 000000-
199
200
201
202
203 000000-
204 000000- 053513 041104 040
205 000005- 170404
206 000008- 170404
207 000010- 000344
208 000012- 300
209 000013- 300
210 000014- 000001
211 000016- 000000
212 000020- 000000
213 000022- 000000
214 000024- 000000
215
216 000026- 140000
217 000030- 000256-
218 000032- 000224-
219 000034- 000000
220 000036- 000074
221 000040- 000000
222 000042- 000000
223 000044- 000000
224 000046- 000000
225 000050- 000000
226 000052- 000000
227 000054- 000000
228 000056-
229 000056- 000000
230 000060- 000000
231 000062- 000000
232 000064- 000000
233 000066- 000000
234 000070- 000000
235 000072- 000000
236 000074- 000000
237 000076- 000000
238 000100- 000000
239 000102-
240 000102- 000000
241 000104-
242 000104- 000000
243 000106-
244 000106- 000000
245 000110- 000000
246 000110- 002014-
247 000114- 000000
248 000116- 000000
249 000120- 000000
250 000122- 000102
251 000122- 000040
252

```

```

IOMOD <KWDB> 170404,344,6,6,60,102
MODULE 140000,KWDB,170404,344,6,6,60,102
TITLE KWDB DEC/X11 SYSTEM EXERCISER MODULE
DDXCOM VERSION 6 23-MAY-78
LIST BIN
*****
BEGIN:
MODNAM: -ASCII /KWDB /;MODULE NAME
XFLAG: -BYTE OPEN ;USED TO KEEP TRACK OF WBUF USAGE
ADDR: 170404*0 ;1ST DEVICE ADDR.
VECTOR: 344*0 ;1ST DEVICE VECTOR.
BR1: -BVTE PRTY6*0 ;1ST BR LEVEL.
BR2: -BVTE PRTY6*0 ;2ND BR LEVEL.
DVID1: +1 ;DEVICE INDICATOR 1.
SR1: OPEN ;SWITCH REGISTER 1
SR2: OPEN ;SWITCH REGISTER 2
SR3: OPEN ;SWITCH REGISTER 3
SR4: OPEN ;SWITCH REGISTER 4
*****
STAT: 140000 ;STATUS WORD
INIT: START ;MODULE START ADDR.
SPDINT: MODSP ;MODULE STACK POINTER.
PASCNT: 0 ;PASS COUNTER.
ICOUNT: 60. ;# OF ITERATIONS PER PASS=60.
SRDCNT: 0 ;LOC TO COUNT ITERATIONS
HRDCNT: 0 ;LOC TO SAVE TOTAL SOFT ERRORS
SOPFAS: 0 ;LOC TO SAVE TOTAL HARD ERRORS
HRDPAS: 0 ;LOC TO SAVE SOFT ERRORS PER PASS
SYSCHNT: 0 ;LOC TO SAVE HARD ERRORS PER PASS
RANNUM: 0 ;# OF SYS ERRORS ACCUMULATED
CONFIG: 0 ;HOLDS RANDOM # WHEN RAND MACRO IS CALLED
RES1: 0 ;RESERVED FOR MONITOR USE
RES2: 0 ;RESERVED FOR MONITOR USE
SVR0: OPEN ;LOC TO SAVE R0.
SVR1: OPEN ;LOC TO SAVE R1.
SVR2: OPEN ;LOC TO SAVE R2.
SVR3: OPEN ;LOC TO SAVE R3.
SVR4: OPEN ;LOC TO SAVE R4.
SVR5: OPEN ;LOC TO SAVE R5.
SVR6: OPEN ;LOC TO SAVE R6.
CSRA: OPEN ;ADDR OF CURRENT CSR.
SBADR: OPEN ;ADDR OF GOOD DATA, OR
ACSR: OPEN ;CONTENTS OF CSR.
WASADR: OPEN ;ADDR OF BAD DATA, OR
ASTAT: OPEN ;STATUS REG CONTENTS.
ERRTYP: OPEN ;TYPE OF ERROR
AMAS: OPEN ;EXPECTED DATA.
RSTRT: RSTRT ;RESTART ADDRESS AFTER END OF PASS
WDTO: OPEN ;WORDS TO MEMORY PER ITERATION
WDFR: OPEN ;WORDS FROM MEMORY PER ITERATION
INTR: OPEN ;# OF INTERRUPTS PER ITERATION
IDNUM: 102 ;MODULE IDENTIFICATION NUMBER=102
-REPT SPSIZ ;MODULE STACK STARTS HERE.
-RLIST

```

```

253
254
255 000224-
256
257

```

```

-WORD 0
-LIST
-ENDR
MODSP:
*****

```

```

258 ;MODULE REQUIRED REGISTERS - SET UP BY THIS MODULE.
259
260
261 000224* 170404 ASR: .WORD 170404 ;CLOCK A STATUS REG.
262 000226* 170406 ABR: .WORD 170406 ;CLOCK A BUFFER REG.
263 000230* 170430 ACR: .WORD 170430 ;CLOCK A COUNT REG.
264
265 000232* 170432 BSR: .WORD 170432 ;CLOCK B STATUS REG.
266 000234* 170434 BBR: .WORD 170434 ;CLOCK B BUFFER REG.
267 000236* 170436 BCR: .WORD 170436 ;CLOCK B COUNT REG.
268
269 000240* 000344 AVECT1: .WORD 344 ;CLOCK A INTERRUPT VECTOR.
270 000242* 000346 AVECT2: .WORD 346
271
272 000244* 000364 BVECT1: .WORD 364 ;CLOCK B INTERRUPT VECTOR.
273 000246* 000366 BVECT2: .WORD 366
274
275 000250* 000001 RATEP: .WORD 1 ;POINTS TO CURRENT RATE
276 000252* 000000 OFF: .WORD 0 ;OFFSET TO TAKE US TO RATE ROUTINE
277 000254* 000000 RANA: .WORD 0 ;RANDOM NUMBER.
278 000256* 000000 RANB: .WORD 0 ;RANDOM NUMBER.
279 000258* 000000 AIFLG: .WORD 0 ;FLAG TO SHOW THAT CLOCK A HAS INTERRUPTED.
280 000260* 000000 BIFLG: .WORD 0 ;FLAG TO SHOW THAT CLOCK B HAS INTERRUPTED.
281 000262* 000000 TRV: 0 ;*****
282
283 000266* 012767 000010 177612 START: MOV #0,ERRTYP ;B INTERRUPTS/ITERATION
284
285 000274* 016767 177506 177722 ADDR,ASR ;GET BASE ADDR.
286 000302* 016767 177502 177730 MOV VECTOR,AVECT ;GET BASE VECTOR ADDR.
287
288 000310* 016700 177710 MOV ASR,R0 ;NOW WE'RE GONNA FIX
289 000314* 062700 000002 ADD #2,R0 ;ALL CLOCK ADDRESSES BASED ON ASR.
290
291 000320* 010067 177702 MOV #2,ABR
292 000324* 062700 000002 ADD #2,R0
293 000330* 010067 177644 MOV #2,ACR
294 000334* 062700 000002 ADD #2,R0
295 000340* 010067 177666 MOV #0,BSP
296 000344* 062700 000002 ADD #2,AVECT1
297 000348* 010067 177600 MOV #0,BBR
298 000354* 062700 000002 ADD #2,R0
299 000360* 010067 177652 MOV R0,RCP
300
301 000364* 016700 177650 MOV AVECT,R0 ;NOW FIX VECTOR ADDRESSES
302 000370* 062700 000020 ADD #20,R0
303 000374* 010067 177644 MOV R0,BVECT1
304 000406* 016767 177634 177634 ADD AVECT1,AVECT2
305 000414* 016767 177624 177624 MOV BVECT1,BVECT2
306 000422* 062767 000002 177616 ADD #2,BVECT2
307
308
309
310 ;*
311 ;*LOGIC TEST #1 BE SURE A CLOCK EXISTS AT THE
312 ;*SPECIFIED ADDR. IF NO CLOCK, THEN A
313 ;*DEC/X11 SYS ERROR WILL OCCUR.
314 ;*

```

```

314
315 000430* 005777 177570 LOG1: TST @ASR ;ADDRESS THE CLOCK. IF SYS ERRCR
316 ;OCCURS, THEN CLOCK DID NOT
317 ;RETURN SLAVE-SVN WHEN
318 ;ADDRESSED.
319
320 ;*
321 ;*LOGIC TEST #2. MAKE SURE CLOCK A CSR BITS
322 ;*15,13,8,6,3, AND 1 CAN BE SET + CLEARED.
323 ;*
324
325 000434* 012767 120512 177442 LOG2: MOV #120512,ASTAT ;GENERATE + RECORD PATTERN TO BE USED.
326 000442* 016767 177436 177554 MOV ASTAT,@ASR ;SET THEM IN CSR OF CLOCK A.
327 000450* 017767 177550 177424 MOV @ASR,ACSR ;READ THEM BACK
328 000456* 026767 177422 177416 CMP ASTAT,ACSR ;DID THEY ALL SET?
329 000464* 001415 BEQ ZS ;YES - GO TO NEXT TEST.
330 000466* 104407 000000 BREAKS,BEGIN ;TEMPORARY RETURN TO MONITOR....
331 000472* 104407 000000 BREAKS,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
332
333 000476* 016767 177522 177374 1S: MOV ASR,CSRA ;RECORD CSR'S ADDR
334 000504* 012767 000025 177374 MOV #25,ERRTYP ;BIT STUCK
335 ;*****
336 000512* 104405 000000* 000000 HDRERS,BEGIN,NULL ;PATTERN 120512 FAILED
337 ;*****
338
339 000520* 005077 177500 2S: CLR @ASR ;TRY CLEARING THE BITS
340 000524* 017767 177474 177350 MOV @ASR,ACSR ;READ IT BACK.
341 000532* 001417 BEQ LOG3 ;IF ZERO CSR GOOD.
342 000534* 104407 000000 BREAKS,BEGIN ;TEMPORARY RETURN TO MONITOR....
343 000540* 104407 000000 BREAKS,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
344
345 000544* 005067 177334 3S: CLR ASTAT ;EXPECT ZERO CSR.
346 000550* 016767 177450 177322 MOV ASR,CSRA ;RECORD CSR'S ADDR.
347 000556* 012767 000025 177322 MOV #25,ERRTYP ;BIT STUCK
348 ;*****
349 000564* 104405 000000* 000000 HDRERS,BEGIN,NULL ;CSR FAILED TO CLEAR
350 ;*****
351 ;*
352 ;*LOGIC TEST #3. MAKE SURE CLOCK A CSP BITS
353 ;*14,9,7,5,2, AND 0 CAN BE SET + CLEARED.
354 ;*
355
356 000572* 012767 041245 177304 LOG3: MOV #41245,ASTAT ;GENERATE + RECORD PATTERN TO BE USED.
357 000600* 016777 177300 177416 MOV ASTAT,@ASR ;SET THEM IN CSR OF CLOCK A.
358 000606* 017767 177412 177266 MOV @ASR,ACSR ;READ THEM BACK
359 000614* 026767 177264 177260 CMP ASTAT,ACSR ;DID THEY ALL SET?
360 000622* 001415 BEQ ZS ;YES - GO TO NEXT TEST.
361 000624* 104407 000000 BREAKS,BEGIN ;TEMPORARY RETURN TO MONITOR....
362 000630* 104407 000000 BREAKS,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
363
364 000634* 016767 177364 177236 1S: MOV ASR,CSRA ;RECORD CSR'S ADDR.
365 000642* 012767 000025 177236 MOV #25,ERRTYP ;BIT STUCK
366 ;*****
367 000650* 104405 000000* 000000 HDRERS,BEGIN,NULL ;CSR PATTERN 41245 FAILED
368 ;*****
369

```

```
370 000656 005077 177342 2$: CLR QASR ;TRY CLEARING THE BITS
371 000662 017767 177336 177212 MOV QASR,ACSR ;READ IT BACK
372 000670 001417 BEQ LOG4 ;IF ZERO CSR GOOD.
373 000672 104407 000000 BREAKS,BEGIN ;TEMPORARY RETURN TO MONITOR...
374 000676 104407 000000 BREAKS,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
375 000702 005067 177176 3$: CLR ASTAT ;EXPECT ZERO CSR.
376 000706 016767 177312 177164 MOV ASR,CSRA ;RECORD CSR'S ADDR.
377 000714 012767 000025 177164 MOV #25,ERRTYP ;BIT STUCK
378 ***** ;*****
379 HRDERS,BEGIN,NULL ;CSR FAILED TO CLEAR
380 ***** ;*****
381
382 ;*
383 ;*LOGIC TEST #4. MAKE SURE CLOCK B CSR BITS
384 ;*1,6,4, AND 2 CAN BE SET + CLEARED.
385 ;*
386
387 000730 012767 004124 177146 LOG4: MOV #4124,ASTAT ;GENERATE + RECORD PATTERN TO BE USED.
388 000736 016777 177142 177266 MOV ASTAT,QBSR ;SET THEM IN CSR OF CLOCK B.
389 000744 017767 177262 177130 MOV QBSR,ACSR ;READ THEM BACK
390 000752 026767 177126 177122 CMP ASTAT,ACSR ;DID THEY ALL SET?
391 000760 001415 BEQ 25 ;YES - GO TO NEXT TEST.
392 000762 104407 000000 BREAKS,BEGIN ;TEMPORARY RETURN TO MONITOR...
393 000766 104407 000000 BREAKS,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
394
395 000775 016767 177234 177100 1$: MOV BSR,CSRA ;RECORD CSR'S ADDR.
396 001000 012767 000025 177100 MOV #25,ERRTYP ;BIT STUCK
397 ***** ;*****
398 HRDERS,BEGIN,NULL ;CSR PATTERN 4124 FAILED
399 ***** ;*****
400
401 001014 005077 177212 2$: CLR QBSR ;TRY CLEARING THE BITS
402 001020 017767 177206 177054 MOV QBSR,ACSR ;READ IT BACK
403 001026 001417 BEQ LOG5 ;IF ZERO CSR GOOD.
404 001030 104407 000000 BREAKS,BEGIN ;TEMPORARY RETURN TO MONITOR...
405 001034 104407 000000 BREAKS,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
406 001040 005067 177140 3$: CLR ASTAT ;EXPECT ZERO CSR.
407 001044 016767 177140 MOV ASR,CSRA ;RECORD CSR ADDR.
408 001052 012767 000025 177026 MOV #25,ERRTYP ;BIT STUCK
409 ***** ;*****
410 HRDERS,BEGIN,NULL ;CSR FAILED TO CLEAR
411 ***** ;*****
412
413 ;*
414 ;*LOGIC TEST #5. MAKE SURE CLOCK B CSR BITS
415 ;*7,5,3,1, AND 0 CAN BE SET + CLEARED.
416 ;*
417
418 001066 012767 000253 177010 LOG5: MOV #253,ASTAT ;GENERATE + RECORD PATTERN TO BE USED.
419 001070 017767 177004 177130 MOV ASTAT,QBSR ;SET THEM IN CSR OF CLOCK B.
420 001102 017767 177124 176772 MOV QBSR,ACSR ;READ THEM BACK
421 001110 026767 176770 176764 CMP ASTAT,ACSR ;DID THEY ALL SET?
422 001116 001415 BEQ 22 ;YES - GO TO NEXT TEST.
423 001120 104407 000000 BREAKS,BEGIN ;TEMPORARY RETURN TO MONITOR...
424 001124 104407 000000 BREAKS,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
425 1$:
```

```
426 001130 016767 177076 176742 MOV BSR,CSRA ;RECORD CSR'S ADDR.
427 001136 012767 000025 176742 MOV #25,ERRTYP ;BIT STUCK
428 ***** ;*****
429 HRDERS,BEGIN,NULL ;CSR PATTERN 253 FAILED
430 ***** ;*****
431
432 001152 005077 177054 2$: CLR QBSR ;TRY CLEARING THE BITS
433 001156 017767 177050 176716 MOV QBSR,ACSR ;READ IT BACK
434 001164 001417 BEQ LOG6 ;IF ZERO CSR GOOD.
435 001166 104407 000000 BREAKS,BEGIN ;TEMPORARY RETURN TO MONITOR...
436 001172 104407 000000 BREAKS,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
437 001176 005067 176702 3$: CLR ASTAT ;EXPECT ZERO CSR.
438 001200 016767 177024 176670 MOV BSR,CSRA ;RECORD CSR'S ADDR.
439 001210 012767 000025 176670 MOV #25,ERRTYP ;BIT STUCK
440 ***** ;*****
441 HRDERS,BEGIN,NULL ;CSR FAILED TO CLEAR
442 ***** ;*****
443
444 ;*
445 ;*LOGIC TEST #6. MAKE SURE CLOCK A BUFFER REG
446 ;*PATTERN 125252 CAN BE SET + CLEARED.
447 ;*
448
449 001224 012767 125252 176652 LOG6: MOV #125252,ASTAT ;GENERATE + RECORD PATTERN TO BE USED.
450 001230 016777 176646 176766 MOV ASTAT,QABR ;SET THEM IN BUFFER REG OF CLOCK A.
451 001240 017767 176762 176634 MOV QABR,ACSR ;READ THEM BACK
452 001246 026767 176632 176626 CMP ASTAT,ACSR ;DID THEY ALL SET?
453 001254 001415 BEQ 25 ;YES - GO TO NEXT TEST.
454 001256 104407 000000 BREAKS,BEGIN ;TEMPORARY RETURN TO MONITOR...
455 001260 104407 000000 BREAKS,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
456 1$: MOV ABR,CSRA ;RECORD ADDR OF BUFFER REG.
457 001266 016767 176734 176604 MOV #25,ERRTYP ;BIT STUCK
458 001274 012767 000025 176604 ***** ;*****
459 HRDERS,BEGIN,NULL ;BUFFER REG PATTERN 125252 FAILED
460 ***** ;*****
461
462 001310 005077 176712 2$: CLR QABR ;TRY CLEARING THE BITS
463 001314 017767 176706 176560 MOV QABR,ACSR ;READ IT BACK
464 001322 001417 BEQ LOG7 ;IF ZERO BUFFER GOOD.
465 001324 104407 000000 BREAKS,BEGIN ;TEMPORARY RETURN TO MONITOR...
466 001330 104407 000000 BREAKS,BEGIN ;THEN CONTINUE AT NEXT INSTRUCTION.
467 001334 005067 176544 3$: CLR ABR,CSRA ;RECORD ADDR OF BUFFER REG.
468 001340 016767 176662 176532 MOV ABR,CSRA ;RECORD ADDR OF BUFFER REG.
469 001346 012767 000025 176532 MOV #25,ERRTYP ;BIT STUCK
470 ***** ;*****
471 HRDERS,BEGIN,NULL ;BUFFER REG A FAILED TO CLEAR
472 ***** ;*****
473
474 ;*
475 ;*LOGIC TEST #7. MAKE SURE CLOCK A BUFFER REG
476 ;*PATTERN 052525 CAN BE SET + CLEARED.
477 ;*
478
479 001362 012767 052525 176514 LOG7: MOV #052525,ASTAT ;GENERATE + RECORD PATTERN TO BE USED.
480 001370 016777 176510 176630 MOV ASTAT,QABR ;SET THEM IN BUFFER OF CLOCK A.
```



```

482 001376 017767 176624 176476      MOV  @ABR,ACSR      ;READ THEM BACK
483 001404 026767 176474 176470      CMP  ASTAT,ACSR    ;DID THEY ALL SET?
484 001412 001407 000000 000000      BEQ  ZS             ;YES - GO TO NEXT TEST.
485 001420 104407 000000 000000      BREAK$,BEGIN      ;TEMPORARY RETURN TO MONITOR....
486 001424 104407 000000 000000      BREAK$,BEGIN      ;THEN CONTINUE AT NEXT INSTRUCTION.
487
488 001424 016767 176576 176446      1$: MOV  @BR,CSRA     ;RECORD BUFFER REG ADDR.
489 001432 012767 000025 176446      MOV  #25,ERRTYP    ;BIT STUCK
490
491 001440 104405 000000 000000      HDRER$,BEGIN,NULL ;;BUFFER REG PATTERN 052525 FAILED
492
493
494 001446 005077 176554 176422      2$: CLR  @ABR         ;TRY CLEARING THE BITS
495 001452 017767 176550 176422      MOV  @ABR,ACSR     ;READ IT BACK.
496 001460 001417 000000 000000      BEQ  LOGS          ;IF ZERO BUFFER GOOD.
497 001466 104407 000000 000000      BREAK$,BEGIN      ;TEMPORARY RETURN TO MONITOR....
498 001472 104407 000000 000000      BREAK$,BEGIN      ;THEN CONTINUE AT NEXT INSTRUCTION.
499 001477 005067 176406 176374      3$: CLR  ASTAT       ;EXPECT ZERO BUFFER.
500 001476 016767 176524 176374      MOV  @BR,CSRA     ;RECORD BUFFER REG A ADDR.
501 001504 012767 000025 176374      MOV  #25,ERRTYP    ;BIT STUCK
502
503 001512 104405 000000 000000      HDRER$,BEGIN,NULL ;;BUFFER REG FAILED TO CLEAR
504
505
506
507
508
509
510
511
512
513 001520 012767 000252 176356      LOGS: MOV  #252,ASTAT   ;GENERATE + RECORD PATTERN TO BE USED.
514 001524 016777 176392 176500      MOV  ASTAT,@BBR   ;SET THEM IN BUFFER OF CLOCK B.
515 001528 001417 176392 176500      MOV  @BBR,ACSR    ;READ THEM BACK
516 001542 026767 176336 176332      CMP  ASTAT,ACSR   ;DID THEY ALL SET?
517 001550 001415 000000 000000      BEQ  ZS           ;YES - GO TO NEXT TEST.
518 001552 104407 000000 000000      BREAK$,BEGIN      ;TEMPORARY RETURN TO MONITOR....
519 001556 104407 000000 000000      BREAK$,BEGIN      ;THEN CONTINUE AT NEXT INSTRUCTION.
520
521 001562 016767 176446 176310      1$: MOV  @BR,CSRA     ;RECORD BUFFER REG B ADDR
522 001570 012767 000025 176310      MOV  #25,ERRTYP    ;BIT STUCK
523
524 001576 104405 000000 000000      HDRER$,BEGIN,NULL ;;BUFFER REG PATTERN 252 FAILED
525
526
527
528
529
530
531 001604 005077 176424 176264      2$: CLR  @BBR         ;TRY CLEARING THE BITS
532 001610 017767 176420 176264      MOV  @BBR,ACSR     ;READ IT BACK.
533 001616 001417 000000 000000      BEQ  LOGS          ;IF ZERO BUFFER GOOD.
534 001620 104407 000000 000000      BREAK$,BEGIN      ;TEMPORARY RETURN TO MONITOR....
535 001624 104407 000000 000000      BREAK$,BEGIN      ;THEN CONTINUE AT NEXT INSTRUCTION.
536 001630 005067 176250 176236      3$: CLR  ASTAT       ;EXPECT ZERO BUFFER
537 001634 016767 176374 176236      MOV  @BR,CSRA     ;RECORD BUFFER REG ADDR.
538 001642 012767 000025 176236      MOV  #25,ERRTYP    ;BIT STUCK
539
540 001650 104405 000000 000000      HDRER$,BEGIN,NULL ;;BUFFER REG FAILED TO CLEAR
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600

```

```

601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

```

594
595
596 002136 000001
597 002140 002240
598 002142 002304
599 002144 002350
600 002146 002414
601 002150 002460
602 002152 002524
603 002154 002584
604 002156 002720
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649

```

;
LISTP:  -WORD 1 ;
        -WORD RATE0 ;POINTER TO 1MHZ ROUTINE
        -WORD RATE1 ;POINTER TO 100KHZ ROUTINE
        -WORD RATE2 ;POINTER TO 10KHZ ROUTINE
        -WORD RATE3 ;POINTER TO 1KHZ ROUTINE
        -WORD RATE4 ;POINTER TO 100HZ ROUTINE
        -WORD RATE5 ;POINTER TO RANDOM ROUTINE
        -WORD RATE6 ;POINTER TO LINE FREQ. ROUTINE
        -WORD RATE7 ;POINTER TO FEED B TO A ROUTINE

```

```

;THE FOLLOWING (RATEAL) ARE THE PRESET VALUES THAT THE
;VARIOUS RATE ROUTINES NEED. THEY ARE LOADED INTO
;CLOCK A'S PRESET BUFFER. "RATEAL" IS INDEXED BY
;AN OFFSET IN R1 BY THE RATE ROUTINES TO GET THE
;PRESET VALUE

```

```

RATEAL: -WORD 1 ;OFFSET ZERO,NO RATE.
        -WORD -5000. ;VALUE FOR 1MHZ PRESET.
        -WORD -5000. ;PRESET VALUE FOR 100 KHZ
        -WORD -10000. ;PRESET VALUE FOR 10 KHZ
        -WORD -1000. ;PRESET VALUE FOR 1 KHZ
        -WORD 100. ;PRESET VALUE FOR 100 HZ
        -WORD 0 ;PRESET VALUE FOR RANDOM
        -WORD -60. ;PRESET VALUE FOR LINE FREQ.
        -WORD -3910. ;PRESET VALUE FOR FEED B TO A

```

```

;THE FOLLOWING (RATEBL) ARE THE PRESET VALUES THAT THE
;VARIOUS RATE ROUTINES NEED. THEY ARE LOADED INTO CLOCK B'S
;PRESET BUFFER. "RATEBL" IS INDEXED BY R1 BY THE RATE
;ROUTINES TO GET THE PRESET VALUES.

```

```

RATEBL: -WORD 1 ;OFFSET ZERO,NO RATE.
        -WORD 0 ;PRESET VALUE FOR 1MHZ.
        -WORD 0 ;PRESET VALUE FOR 100 KHZ.
        -WORD 0 ;PRESET VALUE FOR 10 KHZ.
        -WORD 0 ;PRESET VALUE FOR 1 KHZ.
        -WORD -80. ;PRESET VALUE FOR 100 HZ.
        -WORD 0 ;PRESET VALUE FOR RANDOM
        -WORD -40. ;PRESET VALUE FOR LINE FREQ.
        -WORD 0 ;PRESET VALUE FOR FEED B TO A.

```

```

;THE FOLLOWING (RSAL) IS USED BY THE RANDOM
;RATE ROUTINE (RATES). THEY ARE THE VALUES NEEDED
;TO BE PUT INTO THE CLOCK'S CSR FOR A PARTICULAR RATE.

```

```

RSAL:  -WORD 0 ;OFFSET ZERO,NO RATE.
        -WORD 503 ;1 MHZ GO.
        -WORD 505 ;100 KHZ, GO.

```

650 002232 000107
651 002234 000111
652 002236 000113
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705

```

-WORD 107 ;10 KHZ, GO.
-WORD 111 ;1 KHZ GO.
-WORD 113 ;100 HZ, GO.

```

```

;*THIS ROUTINE PRESETS CLOCK A AND B FOR
;*1 MHZ RATE CLOCK A INTR'S IN 1/20 SEC. 25 TIMES.
;*CLOCK B INTR'S IN 0.256 MILLI. SEC.

```

```

RATE0: CLR @ASR ;CLEAR CLOCK A.
        CLR @BSR ;CLEAR CLOCK B.
        MOV RATEAL(R1),@ABR ;PRESET COUNT IN CLOCK A.
        MOV #503,@ASR ;START CLOCK A.
        MOV RATEBL(R1),@BBR ;PRESET COUNT IN CLOCK B.
        MOV #103,@BSR ;START CLOCK B.

```

```

EXIT0,BEGIN ;NOW WAIT FOR INTERRUPT. MODULE WAIT FOR INTERRUPT.

```

```

;*THIS ROUTINE PRESETS CLOCK A AND B FOR
;*100 KHZ RATE CLOCK A INTR'S IN .5 SEC. TWICE.
;*CLOCK B INTR'S IN 2.56 MILLI SEC.

```

```

RATE1: CLR @ASR ;CLEAR CLOCK A.
        CLR @BSR ;CLEAR CLOCK B.
        MOV RATEAL(R1),@ABR ;PRESET COUNT IN CLOCK A.
        MOV #505,@ASR ;START CLOCK A.
        MOV RATEBL(R1),@BBR ;PRESET COUNT IN CLOCK B.
        MOV #105,@BSR ;START CLOCK B.

```

```

EXIT1,BEGIN ;NOW WAIT FOR INTERRUPT. MODULE WAIT FOR INTERRUPT.

```

```

;*THIS ROUTINE PRESETS CLOCK A AND B FOR
;*10 KHZ RATE CLOCK A INTR'S IN 1.0 SEC.
;*CLOCK B INTR'S IN 25.6 MILLI SEC.

```

```

RATE2: CLR @ASR ;CLEAR CLOCK A.
        CLR @BSR ;CLEAR CLOCK B.
        MOV RATEAL(R1),@ABR ;PRESET COUNT IN CLOCK A.
        MOV #107,@ASR ;START CLOCK A.
        MOV RATEBL(R1),@BBR ;PRESET COUNT IN CLOCK B.
        MOV #107,@BSR ;START CLOCK B.

```

```

EXIT2,BEGIN ;NOW WAIT FOR INTERRUPT. MODULE WAIT FOR INTERRUPT.

```

```

;*THIS ROUTINE PRESETS CLOCK A AND B FOR
;*1 KHZ RATE CLOCK A INTR'S IN 1.0 SEC.
;*CLOCK B INTR'S IN 0.256 SEC.

```

```
706 ;*
707
708 002414 005077 175604 RATE3: CLR @ASR ;CLEAR CLOCK A.
709 002414 005077 175604 CLR @BSR ;CLEAR CLOCK B.
710 002424 016177 002160 MOV RATEAL(R1),@ABR ;PRESET COUNT IN CLOCK A.
711 002432 012777 000111 MOV #111,@ASR ;START CLOCK A.
712 002440 016177 002202 MOV RATEBL(R1),@BBR ;PRESET COUNT IN CLOCK B.
713 002446 012777 000111 MOV #111,@BSR ;START CLOCK B.
714 ;NOW WAIT FOR INTERRUPT.
715
716 002454 104400 000000 EXITS,BEGIN ;EXIT TO MONITOR. MODULE WAIT FOR INTERRUPT.
717
718 ;*
719 ;*THIS ROUTINE PRESETS CLOCK A AND B FOR
720 ;*100 HZ RATE CLOCK A INTRIS IN 1.0 SEC.
721 ;*
722 ;*
723 ;*
724 002460 005077 175540 RATE4: CLR @ASR ;CLEAR CLOCK A.
725 002464 005077 175540 CLR @BSR ;CLEAR CLOCK B.
726 002470 016177 002160 MOV RATEAL(R1),@ABR ;PRESET COUNT IN CLOCK A.
727 002476 012777 000111 MOV #113,@ASR ;START CLOCK A.
728 002484 016177 002202 MOV RATEBL(R1),@BBR ;PRESET COUNT IN CLOCK B.
729 002512 012777 000113 MOV #113,@BSR ;START CLOCK B.
730 ;NOW WAIT FOR INTERRUPT.
731
732 002520 104400 000000 EXITS,BEGIN ;EXIT TO MONITOR. MODULE WAIT FOR INTERRUPT.
733
734 ;*THIS ROUTINE PRESETS CLOCK A + B FOR
735 ;*RANDOM RATES
736
737 002524 004767 000436 RATE5: JSR PC,RANDOM ;GET 2 RANDOM NUMBERS.
738
739 002530 042767 177771 BIC #177771,RANA ;MAKE NUMBER < 10.
740 002536 042767 177771 BIC #177771,RANB ;MAKE 2ND NUMBER < 10.
741
742 ;NUMBERS MUST BE 2, 4, OR 6
743 002544 005767 175504 3$: TST RANA ;IS NUMBER ZERO?
744 002550 001003 BNE 4$ ;NO-GO AHEAD.
745 002552 062767 000002 ADD #2,RANA ;MAKE IT NON-ZERO
746
747 002560 005767 175472 4$: TST RANB ;IS NUMBER ZERO?
748 002564 001003 BNE 5$ ;NO GO AHEAD.
749 002566 062767 000002 ADD #2,RANB ;MAKE IT NON-ZERO.
750
751
752 002574 005077 175424 CLR @ASR ;CLEAR CLOCK A
753 002600 005077 175426 CLR @BSR ;CLEAR CLOCK B
754 002604 016177 175426 MOV RANA,R1 ;CLEAR RANA
755 002610 010167 175436 MOV R1,OFF ;RECORD THE OFFSET.
756 002614 016177 002160 MOV RATEAL(R1),@ABR ;PRESET CLOCK A.
757 002622 016177 002224 MOV RSAL(R1),@ASR ;START CLOCK A.
758 002626 016177 002202 MOV RANB,R1 ;CLEAR RANB
759 002634 016177 002202 MOV RATEBL(R1),@BBR ;PRESET CLOCK B
760 002642 016177 002224 MOV RSAL(R1),@BSR ;START CLOCK B
761
```

```
762 002650 104400 000000 EXITS,BEGIN ;EXIT TO MONITOR. MODULE WAIT FOR INTERRUPT.
763
764 ;*
765 ;*THIS ROUTINE PRESETS CLOCK A AND B FOR
766 ;*LINE FREQ RATE CLOCK A INTRIS. IN 1.0 SEC
767 ;*
768 ;*
769 ;*
770 002654 005077 175344 RATE6: CLR @ASR ;CLEAR CLOCK A.
771 002660 005077 175346 CLR @BSR ;CLEAR CLOCK B.
772 002664 016177 002160 MOV RATEAL(R1),@ABR ;PRESET COUNT IN A.
773 002672 012777 000111 MOV #117,@ASR ;START CLOCK A.
774 002700 016177 002202 MOV RATEBL(R1),@BBR ;PRESET COUNT IN B.
775 002706 012777 000117 MOV #117,@BSR ;START CLOCK B.
776
777 002714 104400 000000 EXITS,BEGIN ;EXIT TO MONITOR. MODULE WAIT FOR INTERRUPT.
778
779 ;*
780 ;*THIS ROUTINE PRESETS CLOCK A + B FOR
781 ;*FEED B TO A RATE
782 ;*CLOCK A INTERRUPTS IN 1.0 SECS.
783 ;*
784 ;*
785 002720 005077 175300 RATE7: CLR @ASR ;CLEAR CLOCK A.
786 002724 005077 175302 CLR @BSR ;CLEAR CLOCK B.
787 002730 005267 175226 INC BIFLG ;CLEAR BIFLG
788 002734 016177 002160 MOV RATEAL(R1),@ABR ;PRESET CLOCK A.
789 002742 012777 000101 MOV #101,@ASR ;START CLOCK A.
790 002750 016177 002202 MOV RATEBL(R1),@BBR ;PRESET CLOCK B.
791 002756 012777 000043 MOV #43,@BSR ;START CLOCK B.
792
793 002764 104400 000000 EXITS,BEGIN ;EXIT TO MONITOR. MODULE WAIT FOR INTERRUPT.
794
795 ;*
796 ;*INTERRUPT SERVICE ROUTINE
797 ;*FOR CLOCK A.
798 ;*
799
800 002770 005267 175264 INSERV: INC AIFLG ;INDICATE CLOCK A HAS INTERRUPTED
801
802 002774 005267 175252 2$: CMP OFF,#2 ;ARE WE RUNNING 1MHZ RATE?
803 002778 001005 BNE 3$ ;IF NOT 3$
804 003002 026727 175250 CMP AIFLG,#20. ;1 MHZ, 1 SEC. UP?
805 003004 026727 175250 BEQ 4$ ;YES - STOP
806 003012 001412 RTI ;NO - ALLOW ANOTHER COUNT.
807 003014 000002 ;100 KHZ RATE?
808 003016 026727 175230 CMP OFF,#4 ;NO - 4$
809 003024 001005 BNE 4$ ;NO - 4$
810 003026 026727 175226 CMP AIFLG,#2 ;YES - COUNTED TWICE?
811 003034 001401 BEQ 4$ ;YES - 4$
812 003036 000002 RTI ;NO - COUNT ONE MORE TIME.
813
814 003040 005767 175216 4$: TST BIFLG ;HAS CLOCK B INTERRUPTED?
815 003044 001930 BNE 5$ ;YES THEN 5$
816 003046 017767 175152 MOV @ASR,@ASTAT ;RECORD CONTENTS OF A'S CSR.
817 003054 017767 175020 MOV @BSR,@ACSR ;RECORD CONTENTS OF B'S CSR.
```


KWDB DEC/X11 SYSTEM EXERCISER MODULE
KKWDB0.P11 12-OCT-78 12:06

MACY11 30A(1052) 12-OCT-78 16:46 PAGE 24
CROSS REFERENCE TABLE -- USER SYMBOLS

SFQ 0022

. ABS. 000000 000
003214 001

ERRORS DETECTED: 0
DEFAULT GLOBALS GENERATED: 0

KKWDB0, KKWDB0/SOL/CRF:SYM=DDXCOM, KKWDB0
RUN-TIME: 12.4 SECONDS
RUN-TIME RATIO: 45/58.8
CORE USED: 7K (13 PAGES)